Abstract-The interwinding parasitic capacitance of transformers and the parasitic capacitance between semiconductor switches and the ground are two major contributors to the common-mode (CM) noise currents in switched mode power converters. In this paper, a generalized CM current cancelation approach is proposed for the reduction of CM noise in isolated power converters. The approach is demonstrated in a forward converter. In this approach, the total effect of the two parasitic capacitances on CM noise is represented with an equivalent parasitic capacitance (EPC) at low frequencies. With this EPC, different CM current cancelation techniques can be efficiently organized to simultaneously cancel the low-frequency CM noise caused by these two parasitic capacitances. Furthermore, the EPC can be used to evaluate and quantify the performance of CM noise reduction techniques. Both theoretical analysis and experimental results show that the proposed approach is easy to implement and can significantly attenuate low frequency CM noise and therefore greatly reduce CM filter size and cost.
I. INTRODUCTION
T HE size and cost of electromagnetic interference (EMI) filters are important for high-power-density and low-cost switched-mode power supply design. It is always a challenge to ensure the EMI of a converter to meet EMI standards [1] - [24] . Generally, EMI includes differential-mode (DM) noise and common-mode (CM) noise. Both CM and DM filters are used to suppress EMI. Reducing CM noise emission can greatly benefit the reduction of CM filter size and cost. In most cases, CM noise current is mainly caused by the displacement current within the interwinding parasitic capacitance of transformers and the parasitic capacitance between semiconductor switches and the ground. The CM noise paths in a forward converter are shown in Fig. 1 . The CM noise current i CM1 flows into the ground through the parasitic capacitance between the high dv/dt nodes, such as the drain of the MOSFET S and the anode This paper first develops a CM noise model for a forward converter. In the developed model, each CM voltage source is divided to a low-frequency (LF) part and a high-frequency (HF) part. The LF parts of different CM noise voltage sources are coupled through the transformer, and they mainly contribute to LF CM noise. The CM currents flowing through the two parasitic capacitances described earlier due to the LF parts of the CM voltage sources can be represented with the product of an equivalent parasitic capacitance (EPC) value and a LF CM voltage source. These LF CM currents can be suppressed simultaneously by reducing the absolute value of the EPC. This technique is called the generalized CM current cancelation (GCMCC) in this paper. The HF parts of the CM voltage sources do not couple to each other due to the limited bandwidth of the transformer [1] , and they mainly contribute to HF CM noise. Because CM filter's corner frequency is mainly decided by LF CM noise and the corner frequency determines the values and sizes of filter inductors and capacitors [19] , the reduction of LF CM noise leads to a small filter size. This paper mainly focuses on the LF CM noise reduction with GCMCC. Experimental results show a significant LF CM noise reduction with GCMCC.
II. REVIEW OF EXISTING TECHNIQUES
While many techniques have been proposed to reduce the CM noise in power converters, most of them focus on the suppression of either the CM noise current generated by the parasitic capacitances of semiconductor switches i CM1 or the CM [5] will be quite limited, as indicated in [1] . Similarly, if i CM1 is dominant, the techniques in [6] - [10] are inefficient. Furthermore, in some cases, i CM1 and i CM2 can cancel each other when they are out of phase, using the techniques that can only attenuate either i CM1 or i CM2 may actually increase the total CM noise.
In [11] , using double shielding layers is proposed to cancel both i CM1 and i CM2 of a flyback converter by controlling the parasitic capacitance between the two shielding layers of the transformer based on the balance concept proposed in [14] and [15] . However, inserting two shielding layers into a transformer introduces additional power loss, size, and cost, and it is hard to control the parasitic capacitance between the two shielding layers if printed circuit board (PCB) windings are not used. Furthermore, this technique is impractical in a fully interleaved transformer structure since too many shielding layers are needed. While [17] discusses the application of the general balance technique [14] , [15] to a two-switch forward converter to reduce its total CM noise, it is necessary to pursue a generalized cancelation approach that can cancel both i CM1 and i CM2 simultaneously for isolated power converters.
This paper proposes the concepts of EPC and GCMCC based on a forward converter. EPC represents the total effects of the two CM parasitic capacitances on LF CM noise generation described previously for an isolated converter. If the absolute value of EPC is reduced, the LF CM noise can be attenuated. To simultaneously cancel the LF CM noise caused by the two parasitic capacitances, a methodology, i.e., GCMCC, is developed based on the expression of EPC. As a result, GCMCC is easier and more flexible to use to cancel LF CM noise than existing approaches. Furthermore, EPC can be used to quantify the performance of CM noise reduction techniques at low frequencies. Since the corner frequency of a CM filter is determined by LF CM noise and the higher the corner frequency, the smaller the filter size, GCMCC can help reduce both CM filter size and cost.
III. ANALYSIS OF CM NOISE OF
A FORWARD CONVERTER Fig. 1 shows the topology and the CM noise paths of a forward converter. In Fig. 1 , C S is the parasitic capacitance between the drain of MOSFET and the ground, and C D1 is the parasitic capacitance between the anode of D 1 and the ground. The capacitors C R−S , C P −S , and C R−P , are the interwinding parasitic capacitances of the transformer. 
A. CM Noise Source Model of a Forward Converter
Based on substitution theory and author's previous efforts in [15] , when the semiconductor switches in Fig. 1 are substituted with voltage sources or current sources, which have the same voltage or current waveforms as the original semiconductor switches, the currents and voltages in other parts of the circuit are unchanged. After the substitution, the nonlinear switches can be replaced with voltage and current sources. The effects of different noise sources on CM noise can therefore be analyzed with superposition theory. Two rules should be followed to apply the techniques to CM noise analysis.
1) The substitution should avoid voltage source loops and current source nodes because there are no unique current solution in voltage source loops and no unique voltage solution in current source nodes. 2) Although there are different substitutions available, the substitutions that are convenient for CM noise analysis are preferred. Based on the second rule given, on the primary side, the MOSFET S is substituted with a voltage source V DS , which has the same voltage waveform as the drain-to-source voltage. On the other hand, based on the first rule given, the diode D 1 cannot be substituted with a voltage source because it forms a voltage source loop with V DS between the two coupled windings. Because of this, the diode D 1 is substituted with a current source I D1 , which has the same current waveform as the diode current.
On the secondary side, based on the two rules given, the diodes D 2 and D 3 are substituted with current source I D2 and voltage source V D3 , respectively. Fig. 3 shows the noise model after the substitutions. It should be pointed out that the internal impedance values of voltage sources V DS and V D3 are zero, and the internal impedance values of current sources I D1 and I D2 are infinite.
In Fig. 3 , V DS , V D3 , I D1 , and I D2 are composed of both dc and ac terms. After the ac and dc terms are decoupled, each of them still meets Kirchhoff's current law and Kirchhoff's voltage law. For noise analysis purpose, only the ac terms are analyzed in the following and V DS , V D3 , I D1 , and I D2 will only represent their ac terms in the following figures and equations, except in the measurement results in Fig. 12 . To develop the CM noise model for the forward converter in Fig. 1 , LISNs can be approximately modeled as two 50-Ω resistors in parallel. The input capacitor C in is a 22 μF capacitor with an equivalent series resistance of 0.6 Ω and an equivalent series inductance of 12 nH (2.26 Ω at 30 MHz). Within the conducted EMI frequency range (150 kHz-30 MHz), it can be considered short circuit since its impedance is much smaller than LISN's impedance. Furthermore, since L and C out , resistive load R L , and the parasitic capacitance C D2 on the output are in parallel with the voltage source V D3 , they will not generate CM noise and can be removed. Finally, the effects of the noise sources can be analyzed based on superposition theorem as analyzed in [15] . Based on superposition theorem, the effect of the current source I D2 on CM noise can be analyzed in Fig Fig. 4(a) , it is shown that the current source I D2 is shorted by the secondary side of the transformer because the primary winding of the transformer is shorted. As a result, I D2 does not contribute to CM noise. This is true as transformer windings are well coupled at LF. In shows the CM noise model for the forward converter.
In Fig. 5 (b), as the impedances of the parasitic capacitances C D1 , C S , C P −S , and C R−S are much higher than that of LISNs within the concerned frequency range, the CM current i Switches flowing through the parasitic capacitance C D1 and C S can be estimated as Fig. 6 (c). There are four layers in the transformer. Layer P is the primary winding, layer R is the reset winding, and layers S 1 and S 2 are the first and the second layers of the secondary winding. The parasitic capacitances include C S2−Core between S 2 and core, C S1−S2 between S 1 and S 2 , C R−S1 between R and S 1 , C P −S1 between P and S 1 , C R−P between R and P and C P −Core between P and core.
In this transformer, the turn-to-turn distances of the layers P, S 1 , and S 2 are very small. This effectively prevents the electric field from penetrating one of these winding layers. Because of this, it is reasonable to assume that there is no interlayer parasitic capacitance penetrating these layers. Thus, C R−S2 can be ignored. C R−S1 is to be referred to as C R−S in later analysis. However, the turn-to-turn distance of layer R is much larger than those in the other layers because the reset winding wire is very thin as it carries small current only. This makes the parasitic capacitance C P −S1 between layers P and S 1 not ignorable. The ferrite magnetic core has high permittivity, which makes it behave similarly to a short circuit for electric field [6] ; thus, C P −Core and C S2−Core are like directly connected. As a result, the parasitic capacitance C P −S2 between layers P and layer S 2 is equal to C P −Core in series with C S2−Core .
2) CM Currents Due to the Transformer: In Fig. 1 , it is shown that the interwinding parasitic capacitance C R−P between the primary winding and the reset winding on the primary side is not on the paths of the CM noise. Similarly, there is no CM current flowing through interlayer capacitance C S1−S2 within the secondary winding. The reason is that it is in parallel with the secondary winding and the secondary winding is similar to a voltage source as the primary windings are connected to a voltage source. C R−P and C S1−S2 will be ignored in the later analysis. On the other hand, the CM noise current generated from the identified CM voltage source can flow between primary and secondary via C P −S and C R−S and then flow back through the LISNs, as shown in Fig. 1 . Here, C P −S includes both C P −S1 and C P −S2 in Fig. 6(c) , and C R−S equals to C R−S1 .
For the winding terminal arrangement shown in Fig. 6(b) , the voltage potentials along winding layers P, R, S 1 and S 2 in the right window corresponding to the time instant t 1 in Fig. 2 after dc biases are removed, are plotted in Fig. 7 . It is assumed that the voltage potentials are evenly distributed along the windings. The voltages of layers P, R, S 1 and S 2 vary with time as shown in Fig. 2 . Fig. 7 is just a general example, and the derived equations can be applied to any time instant in Fig. 2 .
In Fig. 7 , N 32 is the number of turns of layer S 2 . It is assumed that the parasitic capacitance is evenly distributed between two layers, and the voltage across LISNs is ignored for the same reason as used for (1) in Section III-A. The displacement current i P −S1 between layers P and S 1 can be expressed as
Similarly, the displacement current between layers R and S 1 , i R−S1 , and the displacement current between layers P and S 2 , i P −S2 , can be expressed as
Then, the CM current i Trans flowing through the parasitic capacitance of the transformer is
C. Total CM Current of the Forward Converter
For the forward converter, its total CM current is the sum of the CM currents through the parasitic capacitance C S and C D1 and the CM current through the transformer, i.e.,
Due to the presence of the transformer's leakage inductance, parasitic inductance of traces, parasitic capacitance of the transformer, and parasitic capacitance between the two ends of semiconductor switches, the CM voltages in Fig. 5(b) have HF ringing. Due to the limited bandwidth of the transformer, the LF parts of the CM voltages are well coupled, but the HF parts of the CM voltages are not well coupled [1] . Based on this, the CM voltages V DS , V R , and V sec can be divided into coupled LF parts, V DS_C , V R_C , and V sec_C and uncoupled HF parts V DS_NC , V R_NC and V sec_NC . The coupled LF parts V DS_C , V R_C , and V sec_C mainly contribute to LF CM noise and the uncoupled HF parts V DS_NC , V R_NC and V sec_NC mainly contribute to HF CM noise. The two parts meet the conditions in the following:
For the LF parts, if the transformer's turns ratio between primary winding, reset winding, and secondary winding is N 1 : N 2 : N 3 , the relationships between V DS_C , V R_C , and V sec_C are
Based on equations from (1) to (11), the total CM current can be expressed as (12) , shown at the bottom of the page, where
In the given equations, the LF CM noise from all parasitic capacitances of the forward converter due to V DS_C , V R_C , and V sec_C is equivalent to the CM noise generated from an EPC C eq between the drain of the MOSFET and the ground. The C eq could be positive or negative in different cases. The smaller the absolute value of EPC is, the lower the LF CM noise i CM_LF is. EPC can also be lumped to other locations such as between the anode of diode D 1 and the ground or between terminal 5 of the transformer and any node with constant voltage potential on the primary side. The following discussion is based on the EPC between the drain of the MOSFET and the ground. Since the HF parts of the CM voltage sources, V DS_NC , V R_NC and V sec_NC do not meet (10) and (11), the effect of parasitic capacitances due to V DS_NC , V R_NC , and V sec_NC can only be represented with separated capacitances C HF_DS , C HF_D1 , and C HF_sec .
IV. CM NOISE CANCELATION TECHNIQUES
Based on (12), the LF CM noise emission due to V DS_C , V R_C and V sec_C can be attenuated by reducing the absolute value of C eq . As long as the absolute value of C eq is reduced, the LF CM noise will be reduced, as well as the filter size and cost. In (12) , the CM noise generated by V DS_NC , V R_NC , and V sec_NC cannot be reduced with reduced EPC; therefore, other techniques have to be employed. This paper mainly focuses on the LF CM noise cancelation by reducing the absolute value of EPC. This technique is GCMCC.
Compared with existing techniques, GCMCC can be used to optimize and organize different techniques to reduce EPC to reduce LF CM noise. It can suppress i Switches and i Trans simultaneously and is easier and more flexible. It can be applied to other isolated converters following a similar procedure. Fig. 8(a) shows another forward converter configuration. Its reset diode D 1 has a different position from that in Fig. 1 . This small difference does not affect the operation of the forward converter, but it may significantly affect CM noise.
A. Optimization of Converter Configuration
In Fig. 8(a) , the reference direction of V R is different from that in Fig. 1, C D1 is the parasitic capacitance between the cathode of D 1 and the ground and the other parameters are the same as those in Fig. 1 . For this configuration, the CM noise model is Fig. 8(b) , and the following relationships are satisfied:
Although the voltage distributions within transformer windings are different from those shown in Fig. 7 , following the same procedure as in Section III-B, the displacement current between any two layers across the primary side and secondary side can still be expressed as (2)-(4). Then, based on (2)-(9), (11), (17) , and (18), the EPC C eq1 for the configuration shown in Fig. 8(a) can be derived as If C eq1 is smaller than C eq , then the configuration in Fig. 8 (a) gives lower LF CM noise than that in Fig. 1 . The same rule applies to the CM noise analysis in other cases.
B. Design of Transformer Winding Terminal Connections
It was discussed in [6] and [17] that different transformer terminal arrangements influence the CM noise flowing through the interwinding parasitic capacitances of the transformer. However, these papers do not give specific and systematic rules for an efficient transformer winding terminal connection design. According to GCMCC developed in this paper, the basic rule to design transformer winding terminal connections is to make the absolute value of the converter's EPC C eq as small as possible.
For the forward converter with the configuration in Fig. 8(a) , when its transformer's terminal connections are reversed to Fig. 9(a) , the voltage distributions within transformer windings change to Fig. 9(b) . In Fig. 9(b), N 31 is the turn number of the first layer of the secondary winding S 1 . It equals to (N 3 − N 32 ). The displacement currents between any two layers across the primary and secondary sides change to
Based on (5)- (9), (11), (17), (18) , and (20)- (22), the EPC C eq2 in this case is A better transformer terminal connection can be selected for LF CM noise attenuation based on the absolute values of C eq1 and C eq2 .
C. Design of External Cancellation Capacitors
Another technique to reduce LF CM noise is to add an external cancelation capacitor. While several papers have presented this technique [1, 2] , they only focus on reducing the CM noise due to C S , which is inefficient and may even increase the total CM noise when applied to isolated converters, as discussed earlier. With the proposed GCMCC, the external capacitor is designed based on the value of EPC. It minimizes CM noise in the LF range.
For the forward converter with the configuration in Fig. 8(a) , when its EPC is positive, a cancelation capacitor C add can be added in parallel with the parasitic capacitance C D1 between the cathode of the diode D 1 and the ground, as shown in Fig. 10 . The total LF CM current flowing through the EPC and the added external capacitor needs to be zero, i.e.,
From (17) and (24), C add is equal to C eq N 1 /N 2 . C add can also be added between terminal 5 and the ground with a value equal to C eq N 1 /N 3 . When the EPC is negative, C add can be calculated similarly, and it should be in parallel with C S .
D. Discussion
In this section, three CM noise reduction techniques are investigated based on the proposed EPC and GCMCC. Compared with existing techniques that focus on the reduction of either i CM1 or i CM2 , GCMCC focuses on the reduction of total CM noise. It is therefore more efficient and more flexible. To efficiently apply the three techniques given, the LF CM noise should be first reduced from the CM noise source side. This means to select an optimal power converter configuration and an optimal transformer terminal connection in the first two steps. The design of the external cancelation capacitor based on EPC can then be applied in the third step.
V. EXPERIMENTAL RESULTS
To evaluate the effectiveness of GCMCC, experiments were conducted on the forward converter in Fig. 1 . V DC is 48 V; output voltage is 12 V, and output power is 36 W. The transformer's winding structure is shown in Fig. 6(b) . The switching frequency is 100 kHz. The parasitic capacitance of the semiconductor devices and that of the transformer are first measured with an Agilent 4395 impedance analyzer. Based on the measurement results, experiments are carried out to validate the GCMCC technique.
A. Parasitic Capacitance Measurement
In the prototype, the drain of the MOSFET is directly soldered to a large piece of PCB copper for heat dissipation, which results in a large C S . To accurately measure C S , all the components affecting the measurement of C S , including the transformer, are disconnected. The measured C S is about 10 pF. The measured parasitic capacitances C D1 and C D1 are less than 1 pF. Their contribution to EPC is very small with turns ratio considered; therefore, they are ignored in later analysis.
For the transformer, the primary winding has 22 turns; the reset winding has 22 turns, and the secondary winding has 20 turns. The first layer and the second layer of the secondary winding are 11 and 9 turns, respectively. The wire is #AWG22 for the primary winding, #AWG32 for the reset winding, and two #AWG22 in parallel for the secondary winding. The material of the ferrite core is MnZn, and its permeability is 2250. To eliminate the effects of the parasitic capacitance and the voltage gradients within one winding on interwinding capacitance measurement, the two terminals of each winding are shorted, which leads to an equal voltage potential within each winding. If the three windings are represented with points P, R, and S, the three parasitic capacitance, C R−P , C P −S , and C R−S , between any two windings of the transformer, have an equivalent circuit 
TABLE I
C P −S , C R−S AND C R−P UNDER DIFFERENT CONDITIONS shown in Fig. 11 . The parasitic capacitance cannot be directly measured since all of them are always connected; however, the parasitic capacitance can be calculated based on Fig. 11 and the measured impedance between any two windings.
In Fig. 11 , the capacitances C MR−P between R and P, C MP −S between P and S, and C MR−S between R and S are first measured. The capacitances C R−P , C P −S , and C R−S can be solved from the following based on Fig. 11 :
As discussed in Section III, C P −S is composed of C P −S1 and C P −S2 , and the layers P and S 1 have a shielding effect to layers R and S 2 , which makes the parasitic capacitance between layers R and S 2 ignorable. To verify the shielding effect of layers P and S 1 to electric field and quantify C P −S1 , C P −S2 , and C R−S , measurements are conducted for three cases: full transformer, transformer without magnetic core, and transformer without both magnetic core and layer S 2 . The parasitic capacitances C P −S , C R−S , and C R−P calculated from the measurement results are summarized in Table I .
In Table I , after the magnetic core is removed, C P −S2 is eliminated; therefore, the calculated result of C P −S only includes C P −S1 . From Table I , the C P −S of the full transformer is 13 pF, and the C P −S of the transformer without magnetic core is 11 pF. Thus, C P −S1 and C P −S2 are 11 and 2 pF, respectively. The measurement results in Table I also show that C P −S , C R−S , and C R−P of the transformer without magnetic core and the C P −S , C R−S , and C R−P of the transformer without both magnetic core and layer S 2 are almost the same, which verifies the shielding effect of layers P and S 1 . Thus, it is reasonable to ignore C R−S2 , and in this case, C R−S is equal to C R−S1 . Several transformers with the same model number are measured, and their parasitic capacitances are very close; therefore, in the following experiments, the C P −S1 , C P −S2 , C R−S (or C R−S1 ) obtained based on Table I will be used. They are 11, 2, and 61 pF, respectively.
B. Coupling of LF and HF CM Noise Voltages
For the original converter in Fig. 1 and the transformer structure and connection in Fig. 6(b) , the waveforms of Fig. 12 . As analyzed previously, V DS , V R , and V sec are composed of LF parts V DS_C , V R_C , and V sec_C and HF parts V DS_NC , V R_NC , and V sec_NC . Since the LF parts V DS_C , V R_C , and V sec_C are coupled through the transformer and proportional to each other as indicated in (10) 
C. Experimental Verification 1) Optimization of Converter Configuration:
As discussed in Section IV, for the original forward converter in Fig. 1 , when the reset diode is moved to the pin 4 of the transformer as shown in Fig. 8(a) , its CM noise may be greatly reduced. Based on the measured parasitic capacitances and (13) and (19) , this modification can reduce the EPC from 95 to 34 pF, a 9-dB reduction in capacitance, which leads to a 9-dB LF CM noise reduction as described in (12) . In Fig. 13 , the measured CM noise before and after reset diode optimization shows that up to 9-dB CM noise reduction is achieved below 5 MHz. At the same time, HF CM noise is almost unchanged. This agrees with the previous analysis.
2) Design of Transformer Winding Connections: Based on Section IV, the optimization of transformer's winding terminal connections can also reduce the CM noise. After the converter configuration is optimized from Fig. 1 to Fig. 8(a) , its CM noise can be further reduced when the transformer's terminal connections are changed from Fig. 6(b) to Fig. 9(a) . Based on (19) and (23), the EPC can be reduced from 34 to 5 pF, a 17-dB reduction on EPC. It means the LF CM noise can be further reduced by 17 dB via reversing the transformer's terminal connections. Fig. 14 shows the measured CM noise for the forward converter with the transformer's terminal connections in Fig. 6 (b) and in Fig. 9(a) . There is up to 16-dB LF CM noise reduction below 9 MHz.
3) Design of External Cancelation Capacitor: a) Before the Transformer Terminal Connection Optimization: After the optimization of the reset diode position, the modified configuration becomes Fig. 8(a) . If the CM noise is suppressed based on existing literature [1] , a 10-pF cancelation capacitor will be added in parallel with C D1 to cancel the LF CM noise generated by V DS_C through C S . However, the parasitic capacitance of the transformer is not included in this method. Because of this, with this 10-pF cancelation capacitor, there is still 24 pF EPC not canceled. This leads to a very limited LF CM noise reduction. The reduction is only approximate 3 dB, 20log(34 pF/24 pF). Based on GCMCC in Section IV, a 34-pF capacitor should be paralleled with C D1 to cancel the LF CM noises generated by V DS_C , V R_C , and V sec_C through both the parasitic capacitances of the transformer and the parasitic capacitances between semiconductor switches and the ground. Fig. 15 shows the comparison of the CM noise without cancelation capacitor, with 10-pF cancelation capacitor and with 34-pF cancelation capacitor after the reset diode position is optimized. It is shown that the conventional cancelation method has only around 3-dB reduction, whereas the proposed GCMCC can further reduce the LF CM noise by 15 dB.
It should be pointed that the CM noise will be over canceled when the external cancelation capacitor is greater than 34 pF. The EPC will be negative, and the LF CM noise will be higher than that with 34 pF capacitor. Fig. 16 shows the measurement results when the external capacitor increases to 37 and 40 pF, which agrees with the analysis.
b) After the Transformer Terminal Connection Optimization: After the optimization of the transformer winding con- nections, there is still a 5-pF equivalent capacitance between the drain of MOSFET and the ground. A 5-pF capacitor was paralleled with C D1 to further reduce the LF CM noise. The CM noise with and without the 5-pF capacitor are shown in Fig. 17 . The LF CM noise is further reduced by 18 dB.
It is shown in Fig. 15 and Fig. 17 that applying cancelation capacitor with the optimization of transformer winding connections can further reduce the LF CM noise by up to 13 dB compared with applying cancelation capacitor only. This shows that applying cancelation techniques based on the proposed GCMCC can achieve a better cancelation.
As analyzed previously, when the external capacitor increases from 5 to 7 and 10 pF, the LF CM noise also increases due to over cancelations. The measurement results are shown in Fig. 18 , which also agrees with the analysis.
4) Discussion:
As analyzed in Section III-C, the reason that EPC can be used to represent all the parasitic capacitances of the forward converter in the LF range is that the LF part of V DS , V R , and V sec are coupled through the transformer and proportional to each other, as indicated in (10), (11), and (17). As a result, the upper frequency for the proposed technique is decided by the upper frequency of transformer's bandwidth. The closer the transformer's windings are coupled, the higher the upper frequency of the transformer's bandwidth and the upper efficient frequency of GCMCC are. In the case discussed in this paper, the efficient frequency is up to 2 MHz.
As described in (12) , although GCMCC is used to attenuate LF CM noise, the high-frequency CM noise could be changed due to the change of high frequency capacitance C HF_DS , C HF_D1 , and C HF_sec or the HF parts of the CM voltage sources V DS , V R , and V sec due to the change of circuit and winding configurations. For example, when the transformer's terminal connections are changed from Fig. 6(b) to Fig. 9(a) , its leakage inductance is changed. As a result, the high-frequency ringing of the CM voltage sources V DS , V R , and V sec increases a little bit, as well as the high frequency CM noise, as shown in Fig. 14 . Although GCMCC may slightly increase HF CM noise, it is insignificant compared with the LF CM noise reduction, as shown in Figs. 13, -18 .
The parasitic capacitances were measured for several transformers and semiconductor devices. The average values were used to reduce the effects of parameter variations. In a practical application, the proposed technique can be used to determine an approximate capacitance and the final best external capacitance can be obtained with a small adjustment in experiments. Fig. 19 shows the comparison of the CM noise of the original converter and the final CM noise after GCMCC is applied. The EMI standard EN55022 class A is also shown in Fig. 19 . The CM noise attenuation requirement can be obtained in (28) (V req,CM ) dB = (V measured,CM ) dB − (V limit ) dB + 6 dB. (28) The 6 dB is needed since the EMI standard is for total EMI noise, which is the vector sum of CM and DM noise.
D. Expected EMI Filter Size Reduction
The calculated attenuation requirements for both CM noise are shown in Fig. 20 . The CM insertion loss of a one-stage LC CM filter and a two-stage LCLC CM filter is 40 and 80 dB/dec, respectively. Thus, a 40-dB/dec line and an 80-dB/dec line can be used to determine the corner frequencies for both one-stage LC CM filters and two-stage LCLC CM filters [19] . As shown in Fig. 20 , for the original converter, the corner frequencies of a one-stage LC CM filter and a two-stage LCLC CM filter are 25 and 71 kHz, respectively. After GCMCC is applied, the corner frequencies increase to 179 and 267 kHz, respectively. If the filters have identical L and C in each stage, the corner frequency of the CM filter approximately meets the condition
When f corner is increased, L and C are reduced, i.e., the filter size is reduced. If the size of L and C is proportional to their values, when GCMCC is applied, the size of a onestage LC CM filter and a two-stage LCLC CM filter can be approximately reduced by 86% and 74%, respectively.
VI. CONCLUSION
In this paper, the concepts of EPC and GCMCC have been proposed and successfully implemented in a forward converter. The CM noise model of the forward converter was first derived. Based on the model, the parasitic capacitance between semiconductor switches and the ground, and the interwinding parasitic capacitance of transformers are modeled with an EPC. The proposed EPC can represent the effects of all the CM parasitic capacitances of the converter on the LF CM noise. The GCMCC is used to reduce the absolute value of EPC to reduce LF CM noise and EMI filter size. Compared with existing techniques, GCMCC efficiently organizes different CM noise reduction techniques to reduce the CM noise generated by the parasitic capacitance between semiconductor switches and ground, and the CM noise generated by the interwinding parasitic capacitance of transformers simultaneously. GCMCC is easy to implement, is flexible, and can achieve a good LF CM cancelation. This technique can also be applied to other converter topologies.
